

CLAIMS

What is claimed is:

1. A bonding pad of a semiconductor device, said bonding pad comprising:
a substructure formed on a semiconductor substrate;
a first dielectric layer formed on the substructure;
a polysilicon film plate formed on the first dielectric layer and configured to improve the resistance of the bonding pad to stress induced during wire bonding;
a first metal layer formed on the polysilicon film plate; and
a second metal layer formed on the first metal layer.
2. A bonding pad according to claim 1, wherein the first metal layer is formed having a somewhat horseshoe-shaped cross-section.
3. A bonding pad according to claim 2, wherein a region of the second metal layer is disposed within a recessed area of the first metal layer.
4. A bonding pad according to claim 1, wherein the second metal layer has a somewhat horseshoe-shaped cross-section.
5. A bonding pad according to claim 1, wherein the substructure comprises circuitry configured to provide a dynamic random access memory.
6. A bonding pad according to claim 1, wherein the first dielectric layer is a boron phosphor silicate glass (BPSG) layer.
7. A bonding pad according to claim 1, wherein the first dielectric layer has a thickness of between about 3000-4000 Å.
8. A bonding pad according to claim 1, wherein the polysilicon film plate has a thickness of about 1000-2000 Å.
9. A bonding pad according to claim 1, wherein the first and second metal layers

are formed of aluminum.

10. A bonding pad according to claim 1, wherein the first metal layer has a thickness of approximately 7000-7500 Å.

11. A bonding pad according to claim 1, wherein the second metal layer has a thickness of about 8500-9000 Å.

12. A bonding pad according to claim 1, wherein the wire bonding is beam lead bonding.

13. A semiconductor package comprising a semiconductor chip having the bonding pad of claim 1.

14. A semiconductor package module having a semiconductor chip mounted thereon, wherein the semiconductor chip comprises a bonding pad according to claim 1.

15. A method of fabricating a bonding pad of a semiconductor device, said method comprising:

forming a polysilicon film plate on a semiconductor substrate having a substructure formed thereon to improve the ability of the bonding pad to withstand stress during wire bonding;

forming a second dielectric layer on the semiconductor substrate over the polysilicon film plate;

etching a region of the second dielectric layer to expose a region of the polysilicon film plate;

forming a first metal layer over an area of the second dielectric layer, wherein said first metal layer is configured to contact the polysilicon film plate through the etched region of the second dielectric layer;

forming an inter-metal dielectric (IMD) layer on the semiconductor substrate over the first metal layer and the second dielectric layer;

etching a region of the IMD layer in which a bonding pad will be formed;

4066628-0206020
cls 15-19
class 29/0406
not 4/29/02

forming a second metal layer over an area of the IMD layer, wherein said second metal layer is configured to contact the first metal layer through the etched region of the IMD layer;

forming a passivation layer over the second metal layer; and
etching a region of the passivation layer to expose a bonding pad area.

16. A method according to claim 15, further comprising forming a first dielectric layer on the substructure before the forming the polysilicon film plate.

17. A method according to claim 15, wherein the polysilicon film plate has a thickness of about 1000-2000 Å.

18. A method according to claim 15, wherein forming the passivation layer comprises:

forming an oxide layer by high density plasma deposition; and
forming a nitride layer on the oxide layer by PECVD.

19. A method according to claim 15, wherein a portion of the second metal layer is disposed within a recessed portion of the first metal layer.

20. A bonding pad of a semiconductor device, said bonding pad comprising:

a substructure formed on a semiconductor substrate;

a first dielectric layer formed on the substructure;

a polysilicon film plate formed on the first dielectric layer and configured to improve the resistance of the bonding pad to stress created during wire bonding;

a first metal layer formed on the polysilicon film plate, wherein the first metal layer is formed having a recessed area; and

a second metal layer formed on the first metal layer, wherein a portion of the second metal layer is arranged within the recessed area of the first metal layer to improve the resistance of the bonding pad to stress.